Home
last modified time | relevance | path

Searched refs:uint32_t (Results 1 – 25 of 32) sorted by relevance

12

/sys/amd64/include/
Dmultiboot.h95 uint32_t magic;
98 uint32_t flags;
101 uint32_t checksum;
104 uint32_t header_addr;
105 uint32_t load_addr;
106 uint32_t load_end_addr;
107 uint32_t bss_end_addr;
108 uint32_t entry_addr;
111 uint32_t mode_type;
112 uint32_t width;
[all …]
Damd64op.h41 uint32_t lo, hi; in rdtsc()
49 static INLINE uint64_t rdtscp(uint32_t *procno) in rdtscp()
51 uint32_t lo, hi, proc; in rdtscp()
85 static INLINE void cpuid(uint32_t info, uint32_t *eax, uint32_t *ebx, in cpuid()
86 uint32_t *ecx, uint32_t *edx) in cpuid()
88 uint32_t a, b, c, d; in cpuid()
104 static INLINE void wrmsr(uint32_t addr, uint64_t val) in wrmsr()
106 uint32_t eax = val & 0xFFFFFFFF; in wrmsr()
107 uint32_t edx = val >> 32; in wrmsr()
114 static INLINE uint64_t rdmsr(uint32_t addr) in rdmsr()
[all …]
Damd64.h98 uint32_t pc_high;
99 uint32_t _unused1;
107 uint32_t _unused0;
119 uint32_t _unused2;
120 uint32_t _unused3;
138 uint32_t mxcsr;
139 uint32_t mxcsr_mask;
Dlapic.h9 uint32_t LAPIC_CPU();
11 void LAPIC_StartAP(uint8_t apicid, uint32_t addr);
Datomic.h6 atomic_swap_uint32(volatile uint32_t *dst, uint32_t newval) in atomic_swap_uint32()
Dtrap.h70 uint32_t errcode;
71 uint32_t _unused0;
Dmp.h20 uint32_t LAPIC_CPU();
/sys/amd64/
Dpci.c13 static inline uint32_t
14 PCIGetAddr(uint32_t bus, uint32_t slot, uint32_t func, uint32_t reg) in PCIGetAddr()
21 PCICfgRead8(uint32_t bus, uint32_t slot, uint32_t func, uint32_t reg) in PCICfgRead8()
23 uint32_t addr = PCIGetAddr(bus, slot, func, reg); in PCICfgRead8()
31 PCICfgRead16(uint32_t bus, uint32_t slot, uint32_t func, uint32_t reg) in PCICfgRead16()
33 uint32_t addr = PCIGetAddr(bus, slot, func, reg); in PCICfgRead16()
42 uint32_t
43 PCICfgRead32(uint32_t bus, uint32_t slot, uint32_t func, uint32_t reg) in PCICfgRead32()
45 uint32_t addr = PCIGetAddr(bus, slot, func, reg); in PCICfgRead32()
55 PCICfgWrite8(uint32_t bus, uint32_t slot, uint32_t func, uint32_t reg, in PCICfgWrite8()
[all …]
Dioapic.c29 uint32_t
30 IOAPIC_Read(uint32_t reg) in IOAPIC_Read()
32 uint32_t volatile *addr = (uint32_t volatile *)DMPA2VA(IOAPICBASE); in IOAPIC_Read()
33 uint32_t volatile *cmd = (uint32_t volatile *)DMPA2VA(IOAPICBASE + 0x10); in IOAPIC_Read()
42 IOAPIC_Write(uint32_t reg, uint32_t val) in IOAPIC_Write()
44 uint32_t volatile *addr = (uint32_t volatile *)DMPA2VA(IOAPICBASE); in IOAPIC_Write()
45 uint32_t volatile *cmd = (uint32_t volatile *)DMPA2VA(IOAPICBASE + 0x10); in IOAPIC_Write()
57 uint32_t id = (IOAPIC_Read(IOAPICID) >> 24) & 0x0F; in IOAPIC_Init()
58 uint32_t maxInts = (IOAPIC_Read(IOAPICVER) >> 16) & 0xFF; in IOAPIC_Init()
72 uint32_t val = IOAPIC_Read(IOREDTBL0 + 2*irq); in IOAPIC_Enable()
[all …]
Dlapic.c67 static uint32_t *
72 return (uint32_t *)DMPA2VA(base); in LAPIC_GetBase()
75 uint32_t
78 uint32_t volatile *lapic = (uint32_t volatile *) LAPIC_GetBase(); in LAPIC_Read()
84 LAPIC_Write(uint16_t reg, uint32_t val) in LAPIC_Write()
86 uint32_t volatile *lapic = (uint32_t volatile *)LAPIC_GetBase(); in LAPIC_Write()
92 uint32_t
116 LAPIC_StartAP(uint8_t apicid, uint32_t addr) in LAPIC_StartAP()
181 uint32_t version; in LAPIC_Init()
182 uint32_t lvts; in LAPIC_Init()
[all …]
Dcritical.c14 uint32_t lockLevel[MAX_CPUS];
44 uint32_t
Ddebug.c173 uint32_t flags = read_dr7(); in Debug_SetBreakpoint()
202 uint32_t flags = read_dr7(); in Debug_ClearBreakpoint()
228 uint32_t flags = read_dr7(); in Debug_ListBreakpoints()
/sys/dev/
Dpci.c12 uint8_t PCICfgRead8(uint32_t bus, uint32_t slot, uint32_t func, uint32_t reg);
13 uint16_t PCICfgRead16(uint32_t bus, uint32_t slot, uint32_t func, uint32_t reg);
14 uint32_t PCICfgRead32(uint32_t bus, uint32_t slot, uint32_t func, uint32_t reg);
15 void PCICfgWrite8(uint32_t bus, uint32_t slot, uint32_t func,
16 uint32_t reg, uint8_t data);
17 void PCICfgWrite16(uint32_t bus, uint32_t slot, uint32_t func,
18 uint32_t reg, uint16_t data);
19 void PCICfgWrite32(uint32_t bus, uint32_t slot, uint32_t func,
20 uint32_t reg, uint32_t data);
23 void AHCI_Init(uint32_t bus, uint32_t device, uint32_t func);
[all …]
Dahci.c21 uint32_t device;
23 uint32_t flags;
34 uint32_t cap; // Host Capabilities
35 uint32_t ghc; // Global Host Control
36 uint32_t is; // Interrupt Status
37 uint32_t pi; // Ports Implemented
38 uint32_t vs; // Version
52 uint32_t is; // Interrupt Status
53 uint32_t ie; // Interrupt Enable
54 uint32_t cmd; // Command
[all …]
De1000.c19 uint32_t device;
21 uint32_t flags;
136 uint32_t rxTail;
137 uint32_t txTail;
168 E1000_Init(uint32_t bus, uint32_t slot, uint32_t func) in E1000_Init()
178 uint32_t device = dev.vendor << 16 | dev.device; in E1000_Init()
192 static inline uint32_t
195 return *(uint32_t volatile *)(dev->mmiobase + addr); in MMIO_Read32()
199 MMIO_Write32(E1000Dev *dev, uint64_t addr, uint32_t val) in MMIO_Write32()
201 *(uint32_t *)(dev->mmiobase + addr) = val; in MMIO_Write32()
[all …]
/sys/include/
Dpci.h50 uint32_t base;
51 uint32_t size;
52 uint32_t type;
71 uint8_t PCI_CfgRead8(PCIDevice *dev, uint32_t reg);
72 uint16_t PCI_CfgRead16(PCIDevice *dev, uint32_t reg);
73 uint32_t PCI_CfgRead32(PCIDevice *dev, uint32_t reg);
74 void PCI_CfgWrite8(PCIDevice *dev, uint32_t reg, uint8_t data);
75 void PCI_CfgWrite16(PCIDevice *dev, uint32_t reg, uint16_t data);
76 void PCI_CfgWrite32(PCIDevice *dev, uint32_t reg, uint32_t data);
Dmbuf.h17 uint32_t len;
18 uint32_t type;
19 uint32_t flags;
20 uint32_t status;
Dkmem.h9 uint32_t refcount; // Number of references
10 uint32_t pincount; // Pin count (HW, Software)
11 uint32_t flags; // Flags
12 uint32_t _unused;
Delf32.h38 typedef uint32_t Elf32_Addr;
40 typedef uint32_t Elf32_Off;
42 typedef uint32_t Elf32_Word;
Delf_common.h47 uint32_t n_namesz; /* Length of name. */
48 uint32_t n_descsz; /* Length of descriptor. */
49 uint32_t n_type; /* Type of this note. */
57 uint32_t gh_nbuckets; /* Number of hash buckets. */
58 uint32_t gh_symndx; /* First visible symbol in .dynsym. */
59 uint32_t gh_maskwords; /* #maskwords used in bloom filter. */
60 uint32_t gh_shift2; /* Bloom filter shift count. */
Dmp.h5 uint32_t LAPIC_CPU();
/sys/kern/
Dmalloc.c31 uint32_t flVector;
32 uint32_t slVector[FL_SIZE];
Dprintf.c18 (lflag == 4) ? va_arg(ap, uint32_t) : \
19 (lflag == 2) ? va_arg(ap, uint32_t) : \
20 (lflag == 1) ? va_arg(ap, uint32_t) : 0
/sys/fs/o2fs/
Do2fs.h50 uint32_t _rsvd0;
87 uint32_t flags;
/lib/libc/
Dmalloc.c11 uint32_t size;
25 uint32_t blocksInuse;
26 uint32_t blocksFree;

12